



Order

Now



Reference Design



OPA180, OPA2180, OPA4180

SBOS584E -NOVEMBER 2011-REVISED JUNE 2018

OPAx180 0.1-µV/°C Drift, Low-Noise, Rail-to-Rail Output, 36-V, **Zero-Drift Operational Amplifiers**

1 Features

- Low Offset Voltage: 75 µV (Maximum)
- Zero-Drift: 0.1 µV/°C
- Low Noise: 10 nV/VHz
- Very Low 1/f Noise
- Excellent DC Precision:
 - PSRR: 126 dB
 - CMRR: 114 dB
 - Open-Loop Gain (A_{OI}): 120 dB
- Quiescent Current: 525 µA (Maximum)
- Wide Supply Range: ±2 V to ±18 V
- Rail-to-Rail Output: Input Includes Negative Rail
- Low Bias Current: 250 pA (Typical)
- **RFI Filtered Inputs**
- MicroSIZE Packages

Applications 2

- **Bridge Amplifiers**
- Strain Gauges
- **Test Equipment**
- **Transducer Applications**
- **Temperature Measurement**
- **Electronic Scales**
- Medical Instrumentation
- **Resister Thermal Detectors**
- Precision Active Filters

3 Description

The OPA180, OPA2180 and OPA4180 operational amplifiers (op amps) use TI's proprietary zero-drift techniques to simultaneously provide low offset voltage (75 µV), and near zero-drift over time and temperature. These miniature, high-precision, lowquiescent-current op amps offer high input impedance and rail-to-rail output swing within 18 mV of the rails. The input common-mode range includes the negative rail. Single- or dual-supplies ranging from 4 V to 36 V (±2 V to ±18 V) can be used.

Support &


Community

The dual-channel version is offered in VSSOP-8 packages and SOIC-8 packages. The quad-channel version is offered in SOIC-14 and TSSOP-14 packages. The single and quad package offerings (OPA180 and OPA4180) are specified from -40°C to +125°C, and the dual package (OPA2180) is specified from -40°C to +105°C.

Device Information⁽¹⁾

DEVICE NAME	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	1.60 mm × 2.90 mm
OPA180	VSSOP, MSOP (8)	3.00 mm × 3.00 mm
\sim	SOIC (8)	4.90 mm × 3.91 mm
OPA2180	VSSOP, MSOP (8)	3.00 mm × 3.00 mm
OPA2160	SOIC (8)	4.90 mm × 3.91 mm
0044480	TSSOP (14)	5.00 mm × 4.40 mm
OPA4180	SOIC (14)	8.65 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Low Noise (Peak-to-Peak Noise = 250 nV)



Page

Table of Contents

1	Feat	tures	. 1
2	Арр	lications	. 1
3	Des	cription	. 1
4	Rev	ision History	. 2
5	Dev	ice Comparison Table	. 4
6	Pin	Configuration and Functions	. 5
7	Spe	cifications	. 8
	7.1	Absolute Maximum Ratings	8
	7.2	ESD Ratings	. 8
	7.3	Recommended Operating Conditions	8
	7.4	Thermal Information: OPA180	. 9
	7.5	Thermal Information: OPA2180	. 9
	7.6	Thermal Information: OPA4180	. 9
	7.7	Electrical Characteristics: V _S = ± 2 V to ± 18 V (V _S 4 V to 36 V)	
	7.8	Typical Characteristics: Table of Graphs	12
	7.9	Typical Characteristics	13
8	Deta	ailed Description	17

	8.1	Overview 1	17
	8.2	Functional Block Diagram 1	17
	8.3	Feature Description 1	8
	8.4	Device Functional Modes	20
9	App	lication and Implementation 2	21
	9.1	Application Information	21
	9.2	Typical Applications	
10	Pow	ver Supply Recommendations 2	25
11	Lay	out 2	26
	11.1	Layout Guidelines	26
	11.2	Layout Example 2	26
12		ice and Documentation Support 2	
	12.1	Related Links 2	27
	12.2	Trademarks 2	27
	12.3	Electrostatic Discharge Caution	27
	12.4	Glossary	27
13		hanical, Packaging, and Orderable	
	Info	rmation 2	27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2014) to Revision E

•	Changed OPA180 and OPA4180 operating temperature from "-40°C to +105°C" to "-40°C to +125°C" in Description section	. 1
•	Added storage temperature parameter as the last row in the Absolute Maximum Ratings table	. 8
•	Changed maximum operating temperature value from 105°C to 125°C in Absolute Maximum Ratings table	. 8
•	Changed maximum operating temperature value from 105°C to 125°C in Recommended Operating Conditions table	. 8
•	Changed input offset voltage drift temperature range from $T_A = -40^{\circ}$ C to 105° C to $T_A = -40^{\circ}$ C to $+125^{\circ}$ C in <i>Electrical Characteristics</i> table	10
•	Changed power supply rejection ratio temperature range from $T_A = -40^{\circ}C$ to $105^{\circ}C$ to $T_A = -40^{\circ}C$ to $+125^{\circ}C$ in <i>Electrical Characteristics</i> table	10
•	Changed OPA180 input bias current temperature range from $T_A = -40^{\circ}C$ to $105^{\circ}C$ to $T_A = -40^{\circ}C$ to $+125^{\circ}C$ in <i>Electrical Characteristics</i> table	10
•	Added minimum OPA2180 input bias current value of 18 nA in <i>Electrical Characteristics</i> table	10
•	Added minimum OPA180 input bias current value of 18 nA in <i>Electrical Characteristics</i> table	10
•	Changed OPA180 input offset current temperature range from $T_A = -40^{\circ}C$ to $105^{\circ}C$ to $T_A = -40^{\circ}C$ to $+125^{\circ}C$ in <i>Electrical Characteristics</i> table	10
•	Added minimum OPA2180 input offset current value of 6 nA in Electrical Characteristics table	
•	Added minimum OPA180 input offset current value of 6 nA in <i>Electrical Characteristics</i> table	10
•	Changed common-mode rejection ratio temperature range from $T_A = -40^{\circ}C$ to $105^{\circ}C$ to $T_A = -40^{\circ}C$ to $+125^{\circ}C$ in <i>Electrical Characteristics</i> table	10
•	Changed open-loop voltage gain temperature range from $T_A = -40^{\circ}$ C to 105° C to $T_A = -40^{\circ}$ C to $+125^{\circ}$ C in <i>Electrical Characteristics</i> table	10
•	Changed voltage output swing from rail temperature range from $T_A = -40^{\circ}$ C to 105° C to $T_A = -40^{\circ}$ C to $+125^{\circ}$ C in <i>Electrical Characteristics</i> table	11
•	Changed quiescent current temperature range from $T_A = -40^{\circ}C$ to $105^{\circ}C$ to $T_A = -40^{\circ}C$ to $+125^{\circ}C$ in <i>Electrical Characteristics</i> table	11
•	Changed operating temperature from "-40°C to +105°C" to " -40°C to +125°C" in <i>Feature Description</i> section	18
•	Updated Figure 34	



Revision History (continued)

Changes from Revision C (December 2012) to Revision D

Page

Page

•	Changed format to meet latest data sheet standards; added <i>Device Functional Modes</i> , <i>Application and Implementation</i> , and <i>Power Supply Recommendations</i> sections, and moved existing sections	. 1
•	Added OPA180 to document	1
•	Added Device Information table	. 1
•	Deleted Package Information table	. 5
•	OPA180 pinout drawings	5
•	Added Pin Functions table	5
•	Added Pin Functions table	6
•	Added Pin Functions table	. 7
•	Added Recommended Operating Conditions table	. 8
•	Added Thermal Information: OPA180 table	
•	Changed Offset Voltage, Long-term stability parameter typical specification in Electrical Characteristics table	10
•	Changed last sentence of EMI Rejection section	18

Changes from Revision B (December 2011) to Revision C

•	Changed product status from Mixed Status to Production Data	. 1
•	Changed OPA4180 status to Production Data	1
•	Added package marking to OPA2180 VSSOP-8 row in Package Information table	5
•	Deleted ordering number and transport media columns from Package Information table	5
•	Changed Input Bias Current section in Electrical Characteristics ($V_s = +4 V$ to +36 V) table	10
-		_

Changes from Revision A (November 2011) to Revision B

•	Changed footnote 1 of Electrical Characteristics table	10
•	Updated Figure 7	13

Cupere

EXAS

5 Device Comparison Table


2 2 0.35 0.9
0.35
0.9
1.6
2
2
0.35
0.9
1.6
2
2
0.35

Table 1. Zero-Drift Amplifier Portfolio

Copyright © 2011–2018, Texas Instruments Incorporated




6 Pin Configuration and Functions



Pin Functions

			V = 2 $+ IN = 4$ $+ IN = 4$
			Pin Functions
	PIN	- I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
–IN	4	I	Inverting input
+IN	3	I	Noninverting input
OUT	1	0	Output
V–	2	_	Negative supply or ground (for single-supply operation)
V+	5	_	Positive supply or ground (for single-supply operation)




(1) NC- no internal connection

Pin Functions: OPA180

	PIN	DESCRIPTION
NAME	NO.	DESCRIPTION
–IN	2	Inverting input
+IN	3	Noninverting input
NC	1, 5, 8	No connection
OUT	6	Output
V-	4	Negative power supply
V+	7	Positive power supply
10.00		





Pin Functions: OPA2180

PIN			DESCRIPTION	
NAME	NO.		DESCRIPTION	
–IN A	2	Inverting input, channel A		
+IN A	3	Noninverting input, channel A		
–IN B	6	Inverting input, channel B	1 2 X V	
+IN B	5	Noninverting input, channel B		
OUT A	1	Output, channel A		
OUT B	7	Output, channel B		
V–	4	Negative power supply		
V+	8	Positive power supply	G.C.	

Copyright © 2011–2018, Texas Instruments Incorporated



OPA4180 D, PW Packages 14-Pin SOIC, TSSOP (Top View) 0 14 OUT D OUT A 1 –IN D –IN A 2 13 +IN A 3 12 +IN D V+ 11 V– 4 +IN C +IN B 10 5 –IN B 6 9 –IN C OUT B 7 8 OUT C

Pin Functions: OPA4180

PIN			
NAME	NO.	DESCRIPTION	
–IN A	2	Inverting input, channel A	
+IN A	3	Noninverting input, channel A	
–IN B	6	Inverting input, channel B	
+IN B	5	Noninverting input, channel B	
–IN C	9	Inverting input, channel C	
+IN C	10	Noninverting input, channel C	
–IN D	13	Inverting input, channel D	
+IN D	12	Noninverting input, channel D	
OUT A	1	Output, channel A	
OUT B	7	Output, channel B	
OUT C	8	Output, channel C	
OUT D	14	Output, channel D	
V–	11	Negative supply or ground (for single-supply operation)	
V+	4	Positive supply or ground (for single-supply operation)	

SBOS584E-NOVEMBER 2011-REVISED JUNE 2018



www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT		
	Supply voltage		±20, ±40 (single-supply)	V			
	Cignal input terminals	Voltage	(V–) – 0.5	(V+) + 0.5	V		
	Signal input terminals	Current		±10	mA		
	Output short-circuit ⁽²⁾			Continuous			
	Operating temperature		-55	125	°C		
TJ	Junction temperature			150	°C		
T _{stg}	Storage temperature		65	150	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	je	-65	150	°C
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-1.5	1.5	
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1	1	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted), $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, and $V_{COM} = V_{OUT} = V_S / 2$, (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Single-supply	4.5		36	V
Supply voltage [(V+) – (V–)]	Bipolar-supply	±2.25		±18	V
Operating temperature		-40		125	°C

8

7.4 Thermal Information: OPA180

	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT-23)	(SOT-23) DGK (MSOP)		
		8 PINS	5 PINS	8 PINS	7	
R_{\thetaJA}	Junction-to-ambient thermal resistance	115.8	158.8	180.4	°C/W	
R _{0JC(top)}	Junction-to-case(top) thermal resistance	60.1	60.7	67.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.4	44.8	102.1	°C/W	
Ψjt	Junction-to-top characterization parameter	12.8	1.6	10.4	°C/W	
Ψјв	Junction-to-board characterization parameter	55.9	4.2	100.3	°C/W	
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information: OPA2180

		OF	PA2180	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (MSOP)	UNIT
		8 PINS	8 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	111	159.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.9	37.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.7	48.5	°C/W
ΨJT	Junction-to-top characterization parameter	9.3	1.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	51.1	77.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Thermal Information: OPA4180

		OPA		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
ΨJT	Junction-to-top characterization parameter	13.5	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.2	54.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

EXAS

7.7 Electrical Characteristics: $V_s = \pm 2$ V to ± 18 V ($V_s = 4$ V to 36 V)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
V _{IO}	Input offset voltage				15	75	μV
dV _{IO} /dT	Input offset voltage drift		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		0.1	0.35	μV/°C
PSRR	Power supply rejection rat	io	$V_S = 4 V \text{ to } 36 V,$ $V_{CM} = V_S / 2$		0.1	0.5	μV/V
FORK		10	$ \begin{array}{l} T_{A}=-40^{\circ}\text{C to }+125^{\circ}\text{C},\\ V_{S}=4~\text{V to 36 V},~V_{CM}=V_{S}~/~2 \end{array} $			0.5	μV/V
	Long-term stability				4 ⁽¹⁾		μV
	Channel separation, DC				1	10	μV/V
INPUT BIA	S CURRENT					2	\sim
			OPA2180		±0.25	±1	nA
	Input biog ourrent		OPA2180: $T_A = -40^{\circ}C$ to $+105^{\circ}C$	18		±5	nA
I _{IB}	Input bias current		OPA180, OPA4180		±0.25	±1.7	nA
			OPA180, OPA4180: T _A = -40°C to +125°C	18		±6	nA
			OPA2180		±0.5	±2	nA
			OPA2180: $T_A = -40^{\circ}C$ to $+105^{\circ}C$	6	<u></u>	±2.5	nA
I _{IO}	Input offset current		OPA180, OPA4180			±3.4	nA
			OPA180, OPA4180: T _A = -40°C to +125°C	6		±3	nA
NOISE			\sim				1
	Input voltage noise		f = 0.1 Hz to 10 Hz		0.25		μV _{PP}
en	nput voltage noise density		<i>f</i> = 1 kHz		10		nV/√Hz
in	Input current noise density		f = 1 kHz		10		fA/√Hz
INPUT VOL	TAGE RANGE			1			L
V _{CM}	Common-mode voltage ra	ommon-mode voltage range V- (V+)					V
		$(V-) < V_{CM} < (V+) - 1.5 V$ 104 114			dB		
CMRR	Common-mode rejection	atio	$T_A = -40^{\circ}$ C to +125°C, (V-) + 0.5 V < V _{CM} < (V+) - 1.5 V	100 104			dB
INPUT IMP	EDANCE			-			
Z _{id}	Differential				100 6		MΩ pF
Z _{ic}	Common-mode				6 9.5		10 ¹² Ω p
OPEN-LOO	P GAIN	\sim					
	C		$(V-) + 500 \text{ mV} < V_0 < (V+) - 500 \text{ mV}$ $R_L = 10 \text{ k}\Omega$	110	120		dB
A _{OL}	Open-loop voltage gain		$\label{eq:T_A} \begin{array}{l} T_{\rm A} = -40^{\circ}{\rm C} \mbox{ to } +125^{\circ}{\rm C} \\ (V-) + 500 \mbox{ mV} < V_{\rm O} < (V+) - 500 \mbox{ mV}, \\ R_{\rm L} = 10 \mbox{ k}\Omega \end{array}$	104	114		dB
FREQUEN	CY RESPONSE						
GBW	Gain bandwidth product				2		MHz
SR	Slew rate		G = 1		0.8		V/µs
19		0.1%	V _S = ±18 V, G = 1, 10-V step		22		μS
ts	Settling time	0.01%	V _S = ±18 V, G = 1, 10-V step		30		μs
t _{or}	Overload recovery time	1	$V_{IN} \times G = V_S$		1		μS
THD+N	Total harmonic distortion -	+ noise	$f = 1 \text{ kHz}, \text{ G} = 1, \text{ V}_{\text{OUT}} = 1 \text{ V}_{\text{RMS}}$		0.0001%		

(1) 1000-hour life test at 125°C demonstrated randomly distributed variation in the range of measurement limits, or approximately 4 µV.

Electrical Characteristics: $V_s = \pm 2 V$ to $\pm 18 V$ ($V_s = 4 V$ to 36 V) (continued)

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, and V_{COM} = V_{OUT} = V_S / 2, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
		No load		8	18	mV
	Voltage output swing from rail	$R_L = 10 \ k\Omega$		250	300	mV
	· · · · · · · · · · · · · · · · · · ·	$T_A = -40^{\circ}C$ to +125°C R _L = 10 kΩ		325	360	mV
los	Short-circuit current			±18		mA
r _o	Output resistance (open loop)	$f = 2 \text{ MHz}, I_0 = 0 \text{ mA}$		120		Ω
CLOAD	Capacitive load drive			1	.0.	nF
POWER	SUPPLY					~
Vs	Operating voltage range		±2 (or 4)	-	£18 (or 36)	V
				450	525	μA
I _Q Quiescent current (per amplifier)	$T_A = -40^{\circ}C$ to $+125^{\circ}C$ $I_O = 0$ mA		\sum	600	μΑ	
TEMPER	ATURE		5	$\langle \rangle$		
	Specified range		-40		105	°C
	Operating range		-40	2	105	°C

7.8 Typical Characteristics: Table of Graphs


Table 2. Characteristic Performance Measurements

DESCRIPTION	FIGURE
I _B and I _{OS} vs Common-Mode Voltage	Figure 1
Input Bias Current vs Temperature	Figure 2
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 3
CMRR vs Temperature	Figure 4
0.1-Hz to 10-Hz Noise	Figure 5
Input Voltage Noise Spectral Density vs Frequency	Figure 6
Open-Loop Gain and Phase vs Frequency	Figure 7
Open-Loop Gain vs Temperature	Figure 8
Open-Loop Output Impedance vs Frequency	Figure 9
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 10, Figure 11
No Phase Reversal	Figure 12
Positive Overload Recovery	Figure 13
Negative Overload Recovery	Figure 14
Small-Signal Step Response (100 mV)	Figure 15, Figure 16
Large-Signal Step Response	Figure 17, Figure 18
Large-Signal Settling Time (10-V Positive Step)	Figure 19
Large-Signal Settling Time (10-V Negative Step)	Figure 20
Short-Circuit Current vs Temperature	Figure 21
Maximum Output Voltage vs Frequency	Figure 22
Channel Separation vs Frequency	Figure 23
EMIRR IN+ vs Frequency	Figure 24



7.9 Typical Characteristics

 V_{S} = ±18 V, V_{CM} = V_{S} / 2, R_{LOAD} = 10 $k\Omega$ connected to V_{S} / 2, and C_{L} = 100 pF, unless otherwise noted.



OPA180, OPA2180, OPA4180


SBOS584E - NOVEMBER 2011 - REVISED JUNE 2018

www.ti.com

STRUMENTS

EXAS


Typical Characteristics (continued)




Copyright © 2011–2018, Texas Instruments Incorporated



Typical Characteristics (continued)





OPA180, OPA2180, OPA4180


SBOS584E-NOVEMBER 2011-REVISED JUNE 2018


www.ti.com

ISTRUMENTS

EXAS

Typical Characteristics (continued)








8 Detailed Description

8.1 Overview

The OPAx180 family of operational amplifiers combine precision offset and drift with excellent overall performance, making them designed for many precision applications. The precision offset drift of only 0.1 μ V/°C provides stability over the entire temperature range. In addition, the devices offer excellent overall performance with high CMRR, PSRR, and A_{OL}. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Operating Characteristics

The OPAx180 family of amplifiers is specified for operation from 4 V to 36 V (\pm 2 V to \pm 18 V). Many of the specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

8.3.2 EMI Rejection

The OPAx180 family uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI interference from sources such as wireless communications and densely populated boards with a mix of analog signal chain and digital components. EMI immunity can improve with circuit design techniques; the OPAx180 family benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 25 shows the results of this testing on the OPAx180 family . For more detailed information, see the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.




Figure 25. OPAx180 EMIRR Testing

8.3.3 Phase-Reversal Protection

The OPAx180 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx180 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 26.





Figure 26. No Phase Reversal



Feature Description (continued)

8.3.4 Capacitive Load and Stability

The dynamic characteristics of the OPAx180 are optimized for a range of common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, R_{OUT} equal to 50 Ω) in series with the output. Figure 27 and Figure 28 illustrate graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . See the *Feedback Plots Define Op Amp AC Performance*, application report, available for download from the TI website, for details of analysis techniques and application circuits.



8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 29 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 29. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, highcurrent pulse as the pulse discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to protect the core from damage. The energy absorbed by the protection circuitry is then dissipated as heat.

Copyright © 2011–2018, Texas Instruments Incorporated



Feature Description (continued)

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise when an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected so the diode does not turn on during normal operation.

However, the zener voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

8.4 Device Functional Modes

The OPAx180, OPA2180 , and OPA4180 devices are powered on when the supply is connected. These devices can operate as a single-supply operational amplifier or dual-supply amplifier depending on the application. In single-supply operation with V- at ground (0 V), V+ can be any value between 4 V and 36 V. In dual-supply operation, the supply voltage difference between V- and V+ is from 4 V to 36 V. Typical examples of dual-supply configuration are ± 5 V, ± 10 V, ± 15 V, and ± 18 V. However, the supplies must not be symmetrical. Less common examples are V- at -3 V and V+ at 9 V, or V- at -16 V and V+ at 5 V. Any combination where the difference between V- and V+ is at least 4 V and no greater than 36 V is within the normal operating capabilities of these devices.



9 Application and Implementation

9.1 Application Information


The OPAx180 family offers excellent DC precision and AC performance. These devices operate up to 36-V supply rails and offer rail-to-rail output, ultra-low offset voltage, offset voltage drift and 2-MHz bandwidth. These features make the OPAx180 a robust, high-performance amplifier for high-voltage industrial applications.

9.2 Typical Applications

These application examples highlight a few of the circuits where the OPAx180 family can be used.

9.2.1 Bipolar ±10-V Analog Output from a Unipolar Voltage Output DAC

This design is used for conditioning a unipolar digital-to-analog converter (DAC) into an accurate bipolar signal source using the OPAx180 family and three resistors. The circuit is designed with reactive load stability in mind, and is compensated to drive nearly any conventional capacitive load associated with long cable lengths.



Copyright © 2017, Texas Instruments Incorporated

Figure 30. Circuit Schematic

9.2.1.1 Design Requirements

The design requirements are as follows:

- DAC supply voltage: +5-V dc
- Amplifier supply voltage: ±15-V dc
- Input: 3-wire, 24-bit SPI
- Output: ±10-V dc



Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Component Selection

DAC: For convenience, devices with an external reference option or devices with accessible internal references are desirable in this application because the reference creates an offset. The DAC selection in this design must primarily be based on DC error contributions typically described by offset error, gain error, and integral nonlinearity error. Occasionally, additional specifications are provided that summarize end-point errors of the DAC typically called zero-code and full-scale errors. For AC applications, slew rate and settling time may require additional consideration.

Amplifier: Amplifier input offset voltage (V_{IO}) is a key consideration for this design. V_{IO} of an operational amplifier is a typical data sheet specification, but in-circuit performance is also affected by drift over temperature, the common-mode rejection ratio (CMRR), and power-supply rejection ratio (PSRR); thus consideration should be given to these parameters as well. For ac operation, additional considerations should be made concerning slew rate and settling time. Input bias current (I_{IB}) can also be a factor, but typically the resistor network is implemented with sufficiently small resistor values that the effects of input bias current are negligible.

Passive: Resistor matching for the op-amp resistor network is critical for the success of this design; components with tight tolerances must be selected. For this design, 0.1% resistor values are implemented, but this constraint may be adjusted based on application-specific design goals. Resistor matching contributes to offset error and gain error in this design; see *Bipolar* ±10V Analog Output from a Unipolar Voltage Output DAC for further details. The tolerance of the R_{ISO}and C_{COMP} stability components is not critical, and 1% components are acceptable.

9.2.1.3 Application Curves





Figure 31. Full-Scale Output Waveform



Typical Applications (continued)







For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD125, *Bipolar* ±10V *Analog Output from a Unipolar Voltage Output DAC*



9.2.2 Discrete INA + Attenuation

The OPAx180 family can be used as a high-voltage, high-impedance front-end for a precision, discrete instrumentation amplifier with attenuation. The INA159 in Figure 33 provides the attenuation that allows this circuit to simply interface with 3.3-V or 5-V analog-to-digital converters (ADCs).





Figure 33. Discrete INA + Attenuation for ADC With a 3.3-V Supply

9.2.3 RTD Amplifier

The OPAx180 is excellent for use in analog linearization of resistance temperature detectors (RTDs). The circuit below (Figure 34) combines the precision of the OPAx180 amplifier and the precision reference of the REF5050 to linearize a Pt100 RTD.



(1) R_5 provides positive-varying excitation to linearize output.

Figure 34. RTD Amplifier with Linearization



10 Power Supply Recommendations

The OPAx180 family is specified for operation from 4 V to 36 V (\pm 2 V to \pm 18 V); many specifications apply from -40° C to \pm 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Layout*

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout*.




11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
 possible. If it is not possible to keep the input traces separate, it is much better to cross the sensitive
 trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 35, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



11.2 Layout Example





12 Device and Documentation Support

12.1 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA180	Click here	Click here	Click here	Click here	Click here
OPA2180	Click here	Click here	Click here	Click here	Click here
OPA4180	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2011–2018, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA180ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA180	Samples
OPA180IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHJ	Samples
OPA180IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHJ	Samples
OPA180IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHK	Samples
OPA180IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHK	Samples
OPA180IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA180	Samples
OPA2180ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2180	Samples
OPA2180IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2180	Samples
OPA2180IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2180	Samples
OPA2180IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2180	Samples
OPA4180ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4180	Samples
OPA4180IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4180	Samples
OPA4180IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4180	Samples
OPA4180IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4180	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA180, OPA2180 :

• Automotive : OPA180-Q1, OPA2180-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




TAPE AND REEL INFORMATION

Texas Instruments





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran
OPA180IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA180IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA180IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA180IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA180IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2180IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2180IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4180IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4180IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

19-May-2023




*All dimensions are nominal		193					
Device	Package Type	Package Drawing	Pins	SPQ Length (mi		Width (mm)	Height (mm)
OPA180IDBVR	SOT-23	DBV	5	3000	223.0	270.0	35.0
OPA180IDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
OPA180IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA180IDGKT	VSSOP	DGK	8	250	223.0	270.0	35.0
OPA180IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2180IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2180IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA4180IDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA4180IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

19-May-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA180ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2180ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2180IDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
OPA4180ID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4180IPW	PW	TSSOP	14	90	508	8.5	3250	2.8


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.

- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.






contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.




D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated